Wireless SoC Design Engineer

Los Angeles Metro Area San Francisco Bay Area Until 9/22/2026 0+ years exp First posted July 24, 2026 Last posted July 24, 2026
Job description

Come and join Apple’s growing wireless silicon development team. Our wireless SoC organization is responsible for all aspects of wireless silicon development, emphasizing highly energy-efficient design and new technologies that transform the user experience at the product level. All of this is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. If you enjoy a fast-paced and challenging environment, collaborate with people across different functional areas, and thrive during crisis times, we encourage you to apply.

Description

In this role you will work on a small team designing CPU-based subsystems for high performance, low power wireless SoCs. As a member of the team, you will work closely with SoC architects and IP developers to develop SoCs that meet the power, performance, and area goals for Apple devices, with a particular focus on low power metrics. You will engage in hardware/software/power partitioning discussions alongside software, firmware, and platform engineering teams. You will integrate industry standard and custom hardware IPs into SoCs. This is a highly visible role, where you will be at the center of the ASIC design efforts, collaborating with all fields, with a critical impact in getting leading-edge products launched to delight millions of customers.

Minimum Qualifications

Minimum requirement of a bachelors degree.
Familiarity with the ASIC design flow.
Knowledge of digital design, SoC architecture, and HDL languages like Verilog.

Preferred Qualifications

MSEE with some years of industry experience
Shown experience writing micro-architecture specifications and converting them to design
Exposure to design methodologies and industry standard EDA tools.
Experience with AXI/AHB bus fabric and processor sub-systems.
Understanding of UPF and low-power design & implementation techniques.
Self-starter and willingness to learn.

About this role

Summary

Design CPU subsystems for low power wireless SoCs, collaborating across teams

Job title

Wireless SoC Design Engineer

Experience level

entry level

Minimum experience

0+ years exp

Industry

software

Location requirements

Los Angeles or San Francisco area, no remote work

Salary

Not specified

Management role

No

Skills & keywords

Required skills

VerilogASIC design flowdigital design

Preferred skills

micro-architectureEDA toolsAXI/AHB busUPF

Specializations

ASIC designSoC architectureHDLlow power design
Locations

Structured locations inferred from the posting.

Los Angeles, CA, USA

On-site City

San Francisco, CA, USA

On-site City

San Diego, CA, USA

On-site City