VLSI Design Verification Engineer_2

CHS OU Ambarella (Shanghai) Company Ltd

Apply to this job
Taiwan Hsinchu Until 9/14/2026 0+ years exp First posted July 16, 2026 Last posted July 16, 2026
Job description

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

We are looking for talented engineers to join our VLSI Verification team. You’ll work on next-generation SoCs, applying advanced verification methodologies (SystemVerilog/UVM, coverage-driven, assertion-based) and leveraging AI-assisted tools to accelerate testplan writing, assertion development, and debug.

Responsibilities
• Develop and execute verification plans for complex SoCs/IPs
• Build testbenches, assertions, and coverage models
• Collaborate with architects, designers, and post-silicon teams
• Ensure correctness and reliability of cutting-edge designs

Why Join Us
• Cutting-edge verification with AI-powered flows
• Work alongside global world-class engineers
• Accelerated growth in a learning-driven culture
If you are smart, curious, and eager to learn, join us and shape the future of silicon innovation!

Qualifications
• Bachelor’s, Master’s, or PhD in EE/CS or related field
• Strong background in digital design and computer architecture
• Experience with SystemVerilog/UVM/Verilog/C/C++ (script with Perl/Python is a plus)
• Strong debugging, analytical, and problem-solving skills

About this role

Summary

Verify complex SoCs using advanced methodologies, AI tools, and collaboration with design teams

Job title

VLSI Design Verification Engineer_2

Experience level

entry level or above

Minimum experience

0+ years exp

Industry

semiconductors

Location requirements

Hsinchu, Taiwan; remote work not specified

Salary

Not specified

Management role

No

Skills & keywords

Required skills

SystemVerilogUVMcoverageassertionsC++Verilogdigital designcomputer architecture

Preferred skills

PythonPerldebugginganalytical skills

Specializations

VLSI verificationSystemVerilogUVMcoverage-drivenassertion-based
Locations

Structured locations inferred from the posting.

Hsinchu, North District, Hsinchu City, Taiwan

Work arrangement unknown City