Senior Engineer Digital Functional Verification

Bangalore BTP (India) Until 8/23/2026 H-1B sponsor history First posted May 30, 2025 Last posted May 30, 2025
Job description
Job Description
In your new role you will:

  • create and define verification plans;
  • develop verification environments for our ICs using UniversalVerification Methodology (UVM).
  • draw on test scenarios using SystemVerilog;
  • verify functionality using the Constrained Random approach;
  • develop assertions in SystemVerilog for formal verification;
  • Interact with other disciplines, such as Concept and ApplicationEngineering, to define verification plans and strategies;
  • provide proactive support to users of our verification flowenvironment;
  • be responsible for our verification methods;


Your Profile
You are best equipped for this task if you have:

  • You have successfully completed a university degree in Electrical Engineering, Computer Science or a similar academic discipline;
  • You have at least 3 years of experience in Constrained-Random Metric-Driven Verification
  • You have capabilities and experience in working with microcontroller-based ICs, as well as security and safety requirements;
  • You have good know-how with UVM especially using SystemVerilog.
  • Have knowledge of firmware and RTL design (VHDL);
  • Ideally have knowledge of working with Verification IPs (VIPs)



Contact:
    [email protected]

#WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
Are you in?

We are on a journey to create the best Infineon for everyone.
This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.
Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process.
Click here for more information about Diversity & Inclusion at Infineon.

About this role

Summary

Create verification plans and develop environments for ICs using UVM.

Job title

Senior Engineer Digital Functional Verification

Experience level

3+ years

Industry

semiconductors

Location requirements

Located in Bangalore, remote work not allowed.

Salary

Not specified

Visa sponsorship

H-1B sponsor history

Management role

No

Skills & keywords

Required skills

Electrical EngineeringComputer ScienceConstrained-Random Metric-Driven VerificationmicrocontrollerUVMSystemVerilogfirmwareRTL designVHDL

Preferred skills

Verification IPs

Specializations

verificationSystemVerilogUVMICsfirmware
Locations

Structured locations inferred from the posting.

Bengaluru, Karnataka, India

On-site City