Senior Engineer Design

Bangalore BTP (India) Until 8/23/2026 H-1B sponsor history First posted May 30, 2025 Last posted May 30, 2025
Job description
Candidate will be responsible for building/maintaining highlyconfigurable and reusable IO Subsystems (Note: An IO Subsystem is alogic IP that processes the IO Pads/IO Ring information and requiredlogic to allow multiple on-chip peripherals to share the same IOs in aconfigurable manner)

Job Description
In your new role you will:

  • Candidate will be responsible for building/maintaining highlyconfigurable and reusable IO Subsystems (Note: An IO Subsystem is  a logic IP that processes the IO Pads/IO Ring information and requiredlogic to allow multiple on-chip peripherals to share the same IOs in aconfigurable manner)
  • Candidate will be responsible for RTL design for integration of IO pads into SoC, building the required multiplexing logic and necessary powercontrol signals integration.
  • Strong fundamentals in DFT/Fault-grading and/or hands on experience.
  • Sound & Practical Written and Verbal Communication Skills.


Your Profile
You are best equipped for this task if you have:

  • Must have worked in ASIC Design flow, with ASIC experience of upto 5years.
  • Must be strong in scripting using Perl/Python
  • Must be familiar with RTL design for ASIC development using Verilog.
  • Must be familiar with LINT (LEDA/Spyglass),Clock-Domain-Crossing analysis, UPF, MVRC, Synthesis, Timing constraints and debugging STAreports.
  • Strong mindset towards automation of repetitive work.
  • Strong fundamentals in DFT/Fault-grading and/or hands on experience.
  • Sound & Practical Written and Verbal Communication Skills.
  • Moderate Individual Contributor with Freedom to Act, Team work and Learn



Contact:
    [email protected]

#WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
Are you in?

We are on a journey to create the best Infineon for everyone.
This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.
Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process.
Click here for more information about Diversity & Inclusion at Infineon.

About this role

Summary

Build and maintain IO Subsystems; perform RTL design for ASIC.

Job title

Senior Engineer Design

Experience level

up to 5 years

Industry

semiconductors

Location requirements

Located in Bangalore, India; remote work not allowed.

Salary

Not specified

Visa sponsorship

H-1B sponsor history

Management role

No

Skills & keywords

Required skills

ASIC DesignscriptingRTL designLINTClock-Domain-CrossingUPFSynthesisTiming constraintsDFT

Preferred skills

communication

Specializations

ASICRTLDFTscriptingautomation
Locations

Structured locations inferred from the posting.

Bengaluru, Karnataka, India

On-site City