R&D Engineer

Broadcom Corporation

Apply to this job
IND-Bangalore Electronic City - S1 Until 9/21/2026 4+ years exp H-1B sponsor history First posted July 23, 2026 Last posted July 23, 2026
Job description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

      As part of TLR team (top-level-route), R&D Engineer is primarily responsible for :-

1) Place and Route, CTS, Routablity analysis with respect to congestion.

2) Well versed in physical verification aspect, DRC, LVS, Antenna, LUP, ( chip finishing and Tapeout)

3) Integration of analog blocks, Meeting RC requirements for manual/special signals

4) Good understanding of calibre rule deck of DRC/LVS/DFM,DFY, ERC and ESD latchup.

5) Responsible for all the integrity checks and post Tapeout eJob view.

6) Good scripting knowledge perl and TCL, familiar with caliber, Innovus,

7) Understanding of VLSI fabrication process,

8) Implementing timing ECOs. Implementing IR drop fixes, SPEF extraction, signal EM fixes, Noise analysis.

9) Responsible for all the integrity checks and post Tapeout eJob view release,

10) Open to new responsibilities in context of  rapid technological change.

11) Good communication skills, work closely with the team members to accomplish PD milestone.

12) Secondary competencies :- Good understanding of CTS, STA, PTSI and timing.

Relevant experience of CAD tools  cadence Innovus, Calibre is preferred.

Experiance - 4 to 10 years

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

About this role

Summary

Responsible for physical verification, timing, synthesis, and tapeout of VLSI chips.

Job title

R&D Engineer

Experience level

4+ years

Minimum experience

4+ years exp

Industry

technology

Location requirements

Bangalore, India; remote work not specified

Salary

Not specified

Visa sponsorship

H-1B sponsor history

Management role

No

Skills & keywords

Required skills

cad tools cadence innovuscalibreperltclVLSI fabrication

Preferred skills

RTcalibre rule decktiming ECOsIR drop fixessignal EM fixes

Specializations

VLSIcalibreInnovusRTtiming
Locations

Structured locations inferred from the posting.

Bengaluru, Karnataka, India

Work arrangement unknown City