Principal Engineer Infrastructure Package & timing

Bangalore BTP (India) Until 8/22/2026 H-1B sponsor history First posted March 31, 2025 Last posted May 4, 2025
Job description
In your new role you will:
  • Define and create padframe /pinning concept for microcontroller products within a team.
  • Set targets for timing sign off and support integration teams toachieve timing closure
  • Develop Clock & reset concepts and transfer the concepts to implementable solutions
  • Ensure that packaging aspects are comprehensively considered in the whole development process
  • Perform quality checks with respective status assessment and reporting using tools like simulators or code checkers.
  • Development of new methodologies, service/debugging/bug fixing of existing tools and software.


You are best equipped for this task if you have:
  • A degree in electrical / electronic /communications engineering,computer science, physics or a related technical field
  • Extensive knowledge in Digital Implementation flows & Soc integration preferred
  • Broad knowledge of SoC architecture development needed (incl.Clk/reset concepts, padframe/pinning, timing closure and packaging)
  • Detailed knowledge about sub-micron CMOS technologies and experiencein FinFET technologies is a plus
  • Excellent communication and coordination skills in English
  • The candidate should be able to work independently, but also beteam-oriented and open to innovative approaches and methods in a volatile environment.


#WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
Are you in?

We are on a journey to create the best Infineon for everyone.
This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.
Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process.
Click here for more information about Diversity & Inclusion at Infineon.

About this role

Summary

Define padframe concepts and support timing closure for microcontroller products.

Job title

Principal Engineer Infrastructure Package & timing

Experience level

3+ years

Industry

semiconductors

Location requirements

Located in Bangalore, India; remote work not allowed.

Salary

Not specified

Visa sponsorship

H-1B sponsor history

Management role

No

Skills & keywords

Required skills

degree in electrical engineeringdigital implementation flowsSoC integrationSoC architectureCMOS technologiesFinFET technologiescommunicationcoordination

Preferred skills

None specified

Specializations

digital implementationSoC architecturepackagingtiming closureCMOS
Locations

Structured locations inferred from the posting.

Bengaluru, Karnataka, India

On-site City