Memory Layout Engineer

Cisco Systems, Inc.

Apply to this job
Zhubei, Taiwan Until 9/11/2026 5+ years exp First posted July 13, 2026 Last posted July 13, 2026
Job description

Meet the Team

Join the Cisco Silicon One team in developing essential building blocks for web-scale and service provider networks. Our SRAM / TCAM design team unites a circuit architect, circuit designer, CAD engineer, and manager, each bringing specialized expertise to create advanced memory solutions. We focus on technical excellence, streamlined processes, and open collaboration to deliver robust SRAM / TCAM designs and meet ambitious project goals. Committed to innovation and teamwork, we tackle complex challenges and drive the future of memory technology together.

Your Impact

  • Design and optimize advanced SRAM / TCAM macro layouts for next-generation products.
  • Ensure DRC/LVS/ERC signoff and drive first-pass silicon success.
  • Collaborate with circuit, verification, and physical design teams to resolve layout issues and integrate solutions.
  • Promote layout best practices and support innovation on leading-edge process nodes.
  • Mentor junior team members and help achieve key project milestones.

Minimum Qualifications:

  • Bachelor’s degree in Electrical Engineering, Computer Science, or a related field.
  • 5+ years of professional experience in embedded memory layout.
  • Proficiency with the Virtuoso layout editor (or other similar EDA tool)
  • Experience with physical verification tools such as Calibre (DRC/LVS/ERC) or other similar tool
  • Strong communication skills and a positive mindset.

Preferred Qualifications:

  • Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • Experience working with advanced technology nodes.
  • Demonstrated ability to collaborate effectively in cross-functional teams.
  • Proven track record of successful project delivery in embedded memory layout.

We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

About this role

Summary

Design and optimize SRAM/TCAM layouts; collaborate with design teams; ensure signoff

Job title

Memory Layout Engineer

Experience level

5+ years

Minimum experience

5+ years exp

Industry

technology

Location requirements

Must be in Zhubei, Taiwan; remote not specified

Salary

Not specified

Management role

No

Skills & keywords

Required skills

memory layoutVirtuosoCalibrephysical verificationEDA tools

Preferred skills

advanced technology nodescross-functional teamworkproject delivery

Specializations

memory layoutembedded memoryphysical verificationEDA toolsAdvanced technology nodes
Locations

Structured locations inferred from the posting.

Zhubei, Zhubei City, Hsinchu County, Taiwan 302

On-site City