IC Layout Engineer
Broadcom Corporation
Apply to this jobPlease Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
- Layout Design & Execution: Apply design guidelines and advanced process rules to deliver high-performance, robust layouts.
- Planning & Floorplanning: Manage schedule and execute layouts from the transistor level up including cell- and block-level floorplanning.
- Collaboration: Adopt new methodologies, communicate actively across sites, and work closely with senior layout engineers.
- Education & Experience:
- Bachelor’s Degree in Electronic Engineering.
- 2 to 3 years of hands-on IC layout experience
- Technical Skills:
- Solid grasp of Standard Cell, Memory, or Analog/Mixed-Signal layout basics.
- Familiarity with basic ESD/Latch-up layout techniques and transistor-level placement.
- Practical experience with physical verification: DRC, LVS, ERC, and Antenna checks.
- Basic understanding or exposure to sub-micron or advanced process nodes (e.g. 5nm, 3nm, 2nm, 1.4nm ).
- Tools & Concepts:
- Proficient with Cadence Virtuoso layout tool and Calibre physical verification (DRC, LVS, ERC, Antenna, and EM/IR analysis.)
- Scripting knowledge (Shell, Python, Tcl) or Cadence SKILL programming in a plus.
- Personal Attributes: Quick learner, proactive, team player, with good communication and strong problem-solving skills.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Summary
Designs and verifies IC layouts using Cadence tools for advanced nodes.
Job title
IC Layout Engineer
Experience level
2-3 years
Minimum experience
2+ years exp
Industry
semiconductor
Location requirements
Yishun, Singapore; on-site work required
Salary
Not specified
Visa sponsorship
H-1B sponsor history
Management role
No
Required skills
Preferred skills
Specializations
Structured locations inferred from the posting.
Yishun, Singapore