CAD Engineer - Signoff Infrastructure

We're seeking a CAD Engineer to join our team and develop full-stack web applications that power the Signoff infrastructure across all Apple SOC design groups within the Hardware Tech group. Signoff is the critical final verification stage in chip design where designs are validated against manufacturing, timing, and power criteria before tapeout. This role focuses on building and enhancing Signoff dashboards, CAD flow metrics collection, and data visualization tools that design and CAD teams rely on daily. You'll also participate in the development of our Signoff AI assistant and integrate modern AI/RAG capabilities into our platform.

Description

The Signoff Infrastructure developer will develop, support, and enhance the Signoff dashboards, CAD flow metrics collection, and visualization tools used for Signoff by all Apple SOC design groups. We are looking for a passionate, self-driven software engineer with the ability to work on complex software, a team player who pays a high level of attention to detail, strives for software quality, and prefers a test-driven development approach. The role requires providing Signoff infrastructure support and interfacing with the design and CAD teams to develop high-impact web applications to improve our Signoff process. You'll work across the full stack using Python and JavaScript/TypeScript, build and maintain backend services and APIs, develop interactive frontend dashboards, and work with SQL databases to manage and query enterprise-scale design data. As our platform evolves, you'll also contribute to integrating RAG and AI-powered features to enhance how teams discover and interact with Signoff data.

Minimum Qualifications

Proficiency in Python or JavaScript/TypeScript
Experience with web development frameworks and libraries (Angular, React, or Express.js)
SQL database experience with MySQL or PostgreSQL
Understanding of software engineering best practices including version control, testing, and CI/CD
BS in Computer Science or related field with 3+ years of relevant industry experience

Preferred Qualifications

Background in Chip Design, Chip Verification, or CAD
Experience with embedding models and LLM integration patterns
Understanding of RAG pipelines, including embeddings, chunking, and retrieval optimization
Experience with vector databases
Experience with containers and Kubernetes
Experience with monitoring and observability tools (Prometheus, Grafana)
Test-driven development experience in production environments