Analog IC Layout Engineer

CZ61 NXP Semiconductors Czech Republic s.r.o.

Apply to this job
Guadalajara Until 9/27/2026 H-1B sponsor history First posted July 29, 2026 Last posted July 29, 2026
Job description

About the Team

NXP Semiconductors is seeking an Analog IC Layout Engineer to join the Central Layout Group serving the Power & Energy Business Line, with a primary focus on Automotive Power Solutions (APS).

The Central Layout Group delivers physical implementation expertise for complex mixed-signal and power management integrated circuits supporting multiple product lines worldwide. The team collaborates with Design, Verification, Package, Test and Product Engineering organizations across a global R&D network to develop next-generation automotive and industrial semiconductor solutions.

Role Summary

The successful candidate will contribute to the development of analog and mixed-signal integrated circuits, supporting physical implementation activities from block-level development through product integration. The role offers the opportunity to work within an international and multidisciplinary engineering environment.

Key Responsibilities:

Layout Development

• Develop Analog and Mixed-Signal layout blocks from schematic to tape-out
• Support floorplanning and physical implementation activities
• Optimize layouts for performance, matching, reliability and manufacturability
• Contribute to top-level integration activities

Verification and Quality

• Execute DRC, LVS, ERC and physical verification activities
• Support parasitic extraction and post-layout analysis
• Participate in design reviews and sign-off activities
• Ensure high-quality layout deliveries following NXP methodologies

Cross-Functional Collaboration

• Collaborate closely with Analog Design, Verification, Package, Test and Product Engineering teams
• Support troubleshooting and problem-solving activities during product development
• Contribute to continuous improvement of layout methodologies and best practices

Required Skills

• Bachelor or Master Degree in Electrical Engineering, Electronics, Physics or Microelectronics
• Knowledge of Analog IC Layout methodologies
• Experience with Cadence Virtuoso Layout environment
• Understanding of DRC/LVS verification concepts
• Familiarity with Linux working environments
• Strong analytical and problem-solving skills
• Ability to collaborate effectively in multicultural and international teams
• Fluent written and spoken English

Preferred Qualifications

• Experience with Calibre, PVS or equivalent verification tools
• Knowledge of CMOS, BCD or High Voltage technologies
• Knowledge of Analog Mixed-Signal integrated circuits
• Basic scripting skills (SKILL, Python, TCL or Shell)
• Experience in automotive semiconductor development
• Interest in layout automation and methodology improvements

#LI-FCC3


More information about NXP in Mexico...

#LI-fcc3
About this role

Summary

Develop and verify analog/mixed-signal IC layouts, collaborate in multidisciplinary team

Job title

Analog IC Layout Engineer

Experience level

null

Industry

semiconductors

Location requirements

Guadalajara, remote work not allowed

Salary

Not specified

Visa sponsorship

H-1B sponsor history

Management role

No

Skills & keywords

Required skills

analog ic layoutcadence virtuosolvsdrclinuxproblem-solvingcollaborationenglish

Preferred skills

calibrepvscmosbcdhigh voltageanalog mixed-signalscripting

Specializations

analog layoutmixed-signalpower managementautomotive
Locations

Structured locations inferred from the posting.

Guadalajara, Jalisco, Mexico

On-site City